

Industrial Trend

Single Switch
Forward

Dual Switch
Forward

CM6802A/B
Dynamic Soft PFC
+
Dual Switch Forward
like a **ZVS** without any extra **ZVS** circuit
for
EPA/80++ Power

黃新年

Jeffrey H. Hwang

80++
CM6802A/B

**Efficiency
goes up**


**1.5% to 2%
higher!**

(CM6802A/B vs. CM6800A)

80++

300W Fanless ATX Power Supply Without SRR and without other tricks **CM6802A/B**


Efficiency vs. AC Input



Usually,

**Reduce Vin
To reduce
Switching
Loss!**


proportional to cost





**Increase Vin
To reduce
Current!**

80++

CM6802A



CM6800A, CM6802A and CM6802B at light load



80++

Dynamic Soft

PFC

Reisuldee

- AC Dynamic Brown out
- PWM Brown out
- PFC boost to 304V
- Ease Monitors Power Sequence
- Dynamic (Fixed) Switching Frequency

80++
CM6802A/B

**Hold-Up Time
goes up**

**3mS to 5mS
longer!**


Digitized PWM Maximum Duty Cycle, Dmax

f_{rtct} (pin7)

f_{pfc} (pin12)

f_{pwm} (pin11)

f_{ramp2} (pin8)




CCM6800B Timing Diagram

f_{rtct} (pin7)

f_{pfc} (pin12)


f_{pwm} (pin11)

f_{ramp2} (pin8)



CM6802B Timing Diagram

Digitized PWM Dmax = 50%
saving ~ \$0.35
for
the Hold-Up time
Bulk 450V Cap




CM6802B Timing Diagram


Hold-Up Time @ $V_{in} = 90V_{ac}$

Hold up time

90VAC AC-turn off @ 50% load boost voltage = 380V



90VAC AC-turn off @ 50% boost voltage = 300V



80++ CM6802A

- Leading Edge PFC and Trailing Edge PWM
 - Higher Efficiency
 - EMI design easier
- $4 \times f_{pwm}$
- $4 \times f_{pfc}$

80++

CM6802B

- Transformer is smaller

||


- Out filters are smaller

||


- 3.3V can share the same transformer

PFC Soft Start @ full load

PFC soft start 90VAC @ full load (280W)




PFC soft start 230VAC @ full load (280W)




PFC Soft Start @ Vin = 90Vac

380V to 304V function (light load improve efficiency, full load keep hold up time)


90Vac @ light load



90Vac @ full load




PFC Soft Start @ Vin = 230Vac



AC On and Off


AC turn on-off-on

90VAC @ full load AC-on-off



29 Apr 2007
20:42:59

230VAC @ full load AC-on-off




29 Apr 2007
20:44:57

Vin = 90Vac On 500mS / Off 100mS


AC power cycling (soft current)

90VAC turn on 500ms turn off 100ms at 10% LOAD

90VAC turn on 500ms turn off 100ms at 100% LOAD




11 Nov 2006 20:13:26




11 Nov 2006 20:20:56

Vin = 230Vac On 500mS / Off 100mS




Vin = 90Vac On 500mS / Off 10mS

90VAC turn on 500ms turn off 10ms at 10% LOAD




90VAC turn on 500ms turn off 10ms at 100% LOAD




Vin = 230Vac On 500mS / Off 10mS

230VAC turn on 500ms turn off 10ms at 10% LOAD



11 Nov 2006
20:52:03

230VAC turn on 500ms turn off 10ms at 100% LOAD



11 Nov 2006
20:49:31

80++

CM6802A/B

Change all High Voltage


R > 5 Mega Ohm

**No Load Consumption
Drops**

~ 289mW

@ Vin = 264 Vac


Design
High Performance
Power Supply
with
CM6802A/B



Convert CM6800/A to CM6802A/B

$200\text{KHz} < \text{frtct} < 4 \times \text{fpfst} < 440\text{KHz}$: Change rtct @ pin 7
 Full to Pin Compatible
 Set Vrms level = 1.125V @ $V_{in} = \text{minimal input}$
 Vrms level at minimal V_{in} , pin 4
 Set Rpic sense, $I_{mul} \times R_{mul} \leq 0.6\text{V}$
 Rpic sense at I sense pin, pin 3
 CM6800, PAN4800, ML4800, and ML4824
 Set Veao level = 4.5V @ full load & $V_{in} = \text{minimal input}$
 Rac at Iac pin, pin 2
 Veao level at full load, pin 16

leao, G_{Mi} forces $I_{in} \times R_{sense} = I_{mul} \times R_{mul}$; Therefore,



$$I_{mul} \sim 1.19 \times I_{ac} \times (V_{eao} - 0.7V) / (V_{rms} \times V_{rms})$$

This is the reason that the PFC voltage loop
And
Vrms pin bandwidth is slow and below 30 hz.

- * PFC 380V to
- * Full Input P

~ Vref (7.5V)
28

Why need $1/(V_{rms} \times V_{rms})$ in Gain Modulator ??

$$I_{ac} = (V_{in} - 1.4V) / R_{ac}$$

Without $1/(V_{rms} \times V_{rms})$:

- Pin = $I_{in} \times V_{in}$
- Pin = $(I_{mul} \times R_{mul} / R_{pfc\ sense}) \times V_{in}$
- Pin = $I_{ac} \times (V_{eao} - 0.7) \times \text{constant1} \times V_{in}$
- Pin = $I_{ac} \times (V_{eao} - 0.7) \times \text{constant1} \times V_{in}$
- Pin = $[(V_{in} - 1.4) / R_{ac}] \times (V_{eao} - 0.7) \times \text{constant1} \times V_{in}$
- Pin ~ $V_{in} \times V_{in} \times (V_{eao} - 0.7) \times \text{constant2}$

Power depends on V_{eao} and $V_{in} \times V_{in}$;
Therefore,
both power and bandwidth are not constant.

With $1/(V_{rms} \times V_{rms})$:

- Pin = $I_{in} \times V_{in}$
- Pin = $(I_{mul} \times R_{mul} / R_{pfc\ sense}) \times V_{in}$
- Pin = $I_{ac} \times (V_{eao} - 0.7) \times \text{constant1} \times V_{in} / (V_{rms} \times V_{rms})$
- Pin = $I_{ac} \times (V_{eao} - 0.7) \times \text{constant1} \times V_{in} / (V_{rms} \times V_{rms})$
- Pin = $[(V_{in} - 1.4) / R_{ac}] \times (V_{eao} - 0.7) \times \text{constant1} \times V_{in} / (V_{rms} \times V_{rms})$
- Pin ~ $V_{in} \times V_{in} \times (V_{eao} - 0.7) \times \text{constant2} / (V_{rms} \times V_{rms})$
- Pin ~ $(V_{eao} - 0.7) \times \text{constant3}$



Power depends on V_{eao} only;
Therefore,
both power and bandwidth are constant.

Vrms (pin 4) Gain and Imul

Rac

Gain goes up to ~ 5.0

Gain Modulator is designed for the constant power and constant band width
 At full load & Vin = 80Vac
 Let $V_{mul} = 0.57V$, V_{rms} pin 4 = 1.125V, $V_{eao} = 4V$,
 We got $I_{ac} = 23.64\mu A$ and $R_{ac} = 4.73$ Mega Ohm



$$I_{mul} \sim 1.19 \times I_{ac} \times (V_{eao} - 0.7) / (V_{rms} \text{ pin 4} \times V_{rms} \text{ pin 4})$$


$$I_{ac} \sim I_{mul} \times (V_{rms} \text{ pin 4} \times V_{rms} \text{ pin 4}) / (1.19 \times (V_{eao} - 0.7))$$

$$\sim (V_{mul} / 7.77K) \times (V_{rms} \text{ pin 4} \times V_{rms} \text{ pin 4}) / (1.19 \times (V_{eao} - 0.7))$$

IMUL (A) = -(ISENSE+27.5u)
 GAIN () = -(ISENSE+27.5u)/IAC

To improve THD, Vrms (pin 4)'s Poles are slower

FIGURE: DESIGN 2 Pole Filter for VRMS pin (Pin 4)



The 1st Step: Set Vrms = 1.125V @ Vin = Minimal Input


Vrms (pin 4)'s AC Brown Out

For CM6802A/B, Vrms resistors' value can be greater than 5 Mega Ohm.

For $V_{in} = 85V_{ac}$, Vrms (pin 4) ~ 1.125V

With 100mV p-p, peak to peak ripple, it on at 90.0Vac, and off at 81.2Vac

With 200mV p-p, peak to peak ripple, it on at 86.9Vac, and off at 83.1Vac




The 1st Step: Set Vrms = 1.125V @ Vin = Minimal Input

Vrms (pin 4)'s AC Brown Out



Keep

~~Avoid~~ VRMS AC ripple RMS AC ripple + Noise $< 250.5 \mu\text{V}$
less than



The 1st Step: Set Vrms = 1.125V @ Vin = Minimal Input

Iser
Vea



Veao


4.0V ~

sense

-0.6V ~

Vac with 100% Load

The average peak
needs to be < ~ 0.6 V



The 2nd Step: $I_{in} \times R_{spfc} \leq 0.6V$

80++

Rac for Iac (pin 2) CM6802A/B

For CM6800, Rac ~ 1 Mega Ohm

For CM6802A/B, Rac can be between 4 Mega Ohm to 6 Mega Ohm

Rac functions:

1. sense AC input current, IAC current which is the input current of AGC
2. It helps to start up CM6802A/B
3. Dynamic Soft PFC Input
4. Rac value goes up; Power goes down and Veao goes up
Rac value goes down; Power goes up and Veao goes down

Need 1nF to Ground at IAC pin for better THD

The 3rd Step: Set Rac so $4V < V_{eao} < 5V$ @ full load

leao, GMi forces $I_{in} \times R_{sense} = I_{mul} \times R_{mul}$; Therefore,
 Rac Value goes up, ΔV_{eao} goes up ... max Power and BW Go down
 Rac Value goes down, ΔV_{eao} goes down ... max Power and BW Go up
 Rsensepfc goes up, ΔV_{eao} goes up ... max Power and BW Go down
 Rsensepfc goes down, ΔV_{eao} goes down ... max Power and BW Go up
 Both Rac and Rsensepfc is **proportional to ΔV_{eao}**

Rsensepfc already has been defined $0.6V \geq I_{in} \text{ (average peak @ min } V_{in}) \times R_{sensepfc}$

$R_{ac} = (V_{in} - 1.4V) / I_{ac}$ and $\Delta V_{eao} = V_{eao} - 0.7V$

To design Rac: @ $V_{in} = \text{Minimal } V_{in} \text{ with full load}$

1. Design ΔV_{eao} which usually is between $4V - 0.7V = 3.3V$ to $5V - 0.7V = 4.3V$
2. $I_{ac} = (V_{in} - 1.4V) / R_{ac}$
3. $I_{ac} \sim I_{mul} \times (V_{rms} \text{ pin 4} \times V_{rms} \text{ pin 4}) / (1.19 \times (V_{eao} - 0.7))$
 $\sim (V_{mul} / 7.77K) \times (V_{rms} \text{ pin 4} \times V_{rms} \text{ pin 4}) / (1.19 \times (V_{eao} - 0.7))$
 $= (0.57V / 7.77K) \times (1.125V \times 1.125V) / (1.19 \times (4V - 0.7V))$
 $= 23.6427\mu A$


Therefore, $R_{ac} = (V_{in} - 1.4V) / I_{ac} = (80V \times 1.414 - 1.4V) / 23.6427\mu A = 4.726 \text{ Mega Ohm}$

* PFC 380V to 304V function can be disable by keeping SS (pin 5) below $\sim V_{ref}$ (7.5V)

* Full Input Power: It is the input Power at Full Load


The 3rd Step: Set Rac so $4V < V_{eao} < 5V$ @ full load

$R_{ac} \sim 4.7M\Omega @ 0.1mV @ 100\mu A \Rightarrow R_{ac} = 47k\Omega$



$V_{mul} (max) = I_{mul} (max) \times R_{mul} \sim 0.8V$
 Design $R_{pfc\ sense}$ at full load & minimal input
 so $I_{in} \times R_{pfc\ sense} = I_{mul} \times R_{mul}$
 $\sim 0.6V @ V_{EA0} \sim 4.5V$ is the proper design target

Full Load to No Load
 Full Load to No Load
 Dynamic V_{ea0} , $\Delta V_{ea0} = 4.3V$
 Dynamic Soft PFC
 Dynamic V_{ea0} , $\Delta V_{ea0} = 3.3V$



Minimal Capacitor Value Design for PFC 380V to 304V and Hold Up Time Design

DC to DC PWM brown out threshold (VINOK) high at Vfb is 2.365V which represents 359V.
DC to DC PWM brown out threshold (VINOK) low at Vfb is 1.5V which represents 228V.

$$\frac{(380V \times 380V - 228V \times 228V)}{(304V \times 304V - 228V \times 228V)} = \frac{(92.416 \text{ E3})}{(40.432 \text{ E3})} = 2.2857 = 1/0.437$$

Above Information tells us to get the minimal bulk capacitor value design for Hold Up Time, PWM Duty Cycle should be 30% when bulk voltage is 380V and PWM Duty Cycle should be 50% when bulk voltage is 228V.

If the efficiency curve is constant, full load and light load to have the same hold up time, the minimal light load for PFC goes back to 380V is 43.7% load.

If the efficiency at 50% load is higher, it could be OK to wait until 50% load for PFC goes back to 380V.

* PFC 380V to 304V function can be disable by keeping SS (pin 5) below ~ Vref (7.5V)

The 3rd Step: Set Rac so 4V < Veao < 5V @ full load

Adjust Rac value to Design Veao Voltage, $\Delta Veao = Veao - 0.7V$



When V_{rms} is $< \sim 2.0V$ (low line, $V_{in} \sim 142Vac$) and $Veao$ is $< \sim 1.75V$, PFC 380V drops to 304V.

When V_{rms} is $> \sim 2.5V$ (high line, $V_{in} \sim 178Vac$) or $Veao$ is $> \sim 2.5V$, PFC 304V raise to 380V.

Increase Rac, Power goes down and $\Delta Veao$ goes up.
Reduce Rac, Power goes up and $\Delta Veao$ goes down.

Since the Gain Modulator keep PFC power and band width constant, we can assume $Veao$ is pretty linear with input power.

Let $Veao$ is 2.5V when it is 43.7% input power.
Then at full input power, $Veao$ is $(2.5V - 0.7V) / (43.7\%) + 0.7V = 4.8V$
Let $Veao$ is 2.5V when it is 50% input power.
Then at full input power, $Veao$ is $(2.5V - 0.7V) (50\%) + 0.7V = 4.3V$
Therefore, the formula is $(2.5V - 0.7V) / load\% + 0.7V = \text{Designed } Veao \text{ Voltage, } \Delta Veao + 0.7V$



* PFC 380V to 304V function can be disable by keeping SS (pin 5) below $V_{ref} (7.5V)$

* Full Input Power: It is the input Power at Full Load

The 3rd Step: Set Rac so $4V < Veao < 5V$ @ full load

**Adjust Rac value to
Design Veao Voltage, $\Delta V_{eao} = V_{eao} - 0.7V$**

The Voltage Loop Gain (S)

$$= (\Delta V_{out} / \Delta V_{eao}) \times (\Delta V_{fb} / \Delta V_{out}) \times (\Delta V_{eao} / \Delta V_{fb})$$

$$\sim (P_{in} \times 2.5V \times GM_v \times Z_{cv}) / (380V \times 380V \times \Delta V_{eao} \times S \times C_{dc})$$

- Z_{cv} :** Compensation Net Work for the Voltage Loop
- GM_v :** Transconductance of VEAO typical ~ 72 mho
- P_{IN} :** Average PFC Input Power
- V_{OUTDC} :** PFC Boost Output Voltage; typical designed value is 380V.
- C_{DC} :** PFC Boost Output Capacitor
- ΔV_{eao} :** The maximum value is $6V - 0.7V = 5.3V$
- 2.5V:** It is the input reference of the GM_v .

* PFC 380V to 304V function can be disable by lowering SS (pin 5) below $V_{ref} (7.5V)$

* Full Input Power: It is the input Power at Full Load

The 3rd Step: Set Rac so $4V < V_{eao} < 5V$ @ full load

80++

CM6802A/B

1

2.

Change all high V

n

Resistors > 5 Mega Ohm

so so Veao average < 4.5V'

=

- pfc - - -

Performance Gain

Saving

1. Efficiency Goes up ~ 1.5% to 2%

US\$???

2. Electrical Stress on the Power Device Reduced

US\$ 0.25

3. Hold-Up time goes up 3mS to 5mS

US\$ 0.35

4. EMI filter is easy

US\$???


5. Monotonic Output is easy

US\$???

6. No Load Consumption Drops ~ 0.3 W

US\$???

Total Saving greater than US\$ 0.60



CM6802A/B

**Better Efficiency, Ease Design,
Lower BOM Cost**

There are more goodies for you to find out
**More features and
benefits!**